2015 Modha Brain-inspired Computing: A Decade-Long Journey
<p>May 09, 2015 12:34 PM</p>
<p>
similar to the talk Dharm. gave yesterday in CSD.</p>
<p>
wants 100 Tr synapses fitting inside 2 liter shoebox and consuming one Kwatt of power.</p>
<p>
shows colored wheel: wiring diagram among various lobes of macaque brain.
(from Ralph Carter); 6602 connections..
ong-dist wiring diagram... 6 decades CoCoMac (late Ralph Carter)
383 areas; 6602 connex... does it all (he claims; that is wrong)</p>
<p>
computation, communication, and memory...</p>
<p>
in 2012... we put together... 100 Tr syanpses... math model.. a sim
96 racks 1.5 M processors petabytes of main memory...</p>
<p>
ran 1500 X slower than real time. Blue Gene racks.</p>
<p>
12 Gigawatts of power (NYC, LA and Heidelberg for free)</p>
<p>
human brain 12 watts (billion fold disparity)</p>
<p>
need new inspiration for a new architec.</p>
<p>
1) underlying tech (biochem; organic, wet)
we have CMOS</p>
<p>
2) architecture:</p>
<p>
graph Y axis is power density 2 orders of mag
x axis clock many order of mag.</p>
<p>
Von Neumann </p>
<p>
our archit: 9 cores parallel event driven...
fault tolerant; modular; tiles one simple unit;
non-von; 300 microns by 300 microns; each tile;</p>
<p>
two neurosynap cores</p>
<p>
each core 256 neurons (worm brain) each integrated;
each was event driven</p>
<p>
2011 Wash Post... playing pong (we got our funding)
then tile these cores in a sea (?)... our program manager played the chip and lost!
huble beginnings...</p>
<p>
rich interconnection fabric. what can you fabricate...</p>
<p>
4096 cores in 64 by 64 array = TrueNurth</p>
<p>
5.4 B transistors in
Samsung 28 nm low power process
256M synapses... 1M neurons on this chip;</p>
<p>
new process within IBM;</p>
<p>
completely new architecture.. asynch design...</p>
<p>
built a test board; TrueNorth in socket.</p>
<p>
chip worked flawlessly;</p>
<p>
chip consumes 70 milliwatts per cm2...
5000X less than modern cpu!! (it is COOL</p>
<p>
86B synap ops per second per watt... (power of hearing aid battery!)</p>
<p>
now 16M neurons 4B syanpses 2014 ACM Gordon Bell Prize.</p>
<p>
shows Hoover tower recog people, cyclists, cars... order of mag less power...</p>
<p>
DARPA vision challenge in helicopter
chip picks up cars on freeway in LA.</p>
<p>
sensor becomes computer;</p>
<p>
John Backus.. FORTRAN deve. (one word-at-a-time thinking)</p>
<p>
how to program TrueNorth... needs short, parallel thinking
needed simulator. spike to spike equiv with the chip.
simulator...</p>
<p>
design, dev and deploy
how transform data to be loaded onto simualtor.</p>
<p>
then stream RT data to chip...
now how to give to industries...</p>
<p>
now have single chip board Catherine The Great...
training program is SyNAPSE Univsity at Almaden.</p>
<p>
2004 project conecption
Almaden 2006
then to Henry Markram;
2007 rat scale
2008 Todd Hilton;
2010 wiring diagr of brain
2011 worm scale chips</p>
<p>
2014 TN chip on cover of Science.
2015 128 chip system
ready for academic partners and experimentation.</p>
<p>
want to unlock economic benefits and </p>
<p>
low power, small size , RT performance for sensor rich apps.
Thanks to Gill Pratt
Todd Hylton
Univ partners Stfd, Cornell, Columbia etc.
IBM labs
Samsung did the chip.
Lawr Livermore for DAWN access.</p>
<p>
</p>
<p>
</p>